Abstract-A second-order single-bit delta-sigma analog-to-digital converter (ADC) is presented in this paper. An op-amp bias sharing technique is used to reduce the power consumption and active area of the ADC. It achieves 77.5 dB dynamic range over 1 kHz signal bandwidth with an oversampling ratio of 512. The total power consumption of the proposed ADC is 27.1 mW from a 1.0 V power supply. The prototype chip occupies 0.16 mm 2 using a 0.13 mm CMOS technology.
I. INTRODUCTION
Delta-sigma analog-to-digital converters (ADCs) are the best candidates for high-precision narrow-bandwidth applications [1] [2] [3] [4] . With the increasing demands of sensor interface circuits for battery-powered portable devices, low-voltage and low-power design has been essential [5] [6] [7] . Various dynamic biasing techniques have been proposed [8, 9] to reduce the power consumption of the op-amps, since they generally dominate the total power consumption of the delta-sigma ADCs.
This paper presents a 1.0 V 77.5 dB second-order single-bit delta-sigma ADC using an op-amp bias sharing technique. The proposed technique reduces the power consumption and area by sharing a bias current between two op-amps. Furthermore, the proposed architecture uses smaller area compared to other dynamic biasing techniques [8, 9] since it shares the bias circuit of which the size is increased in the design of low-noise op-amps to reduce the flicker noise.
Section II describes the modulator architecture of this work. In Section III, the circuit implementation is explained. Section IV and V describe the measurement results and conclusion.
II. MODULATOR ARCHITECTURE
The z-domain block diagram and transfer function of the proposed delta-sigma ADC is depicted in Fig. 1 [10] . The single-loop and single-bit architecture is employed in this work because high-resolution can be achieved without imposing severe matching requirements for the circuitry [11] [12] [13] . A second-order noise-shaping is employed to achieve the target performance with a single-bit quantizer and oversampling ratio (OSR) of 512. Two half-period delay integrators are employed to apply the proposed op-amp bias sharing technique, which is discussed in detail in the following section. Fig. 3 shows the schematic diagram of the first integrator during the integrating and holding phase. Considering the feedback factor, the required bandwidth of the integrator during the integrating phase is larger than the holding phase. Since a constant bias current is used in a conventional class-A op-amp, the bias condition of the op-amp should be determined by the bandwidth requirement of the integrating phase. However, during the holding phase, the bandwidth of the op-amp becomes larger than its requirement, resulting in unnecessary power dissipation.
III. OP-AMP BIAS SHARING TECHNIQUE
In this work, the op-amp bias sharing technique is proposed to save the power consumption and core area of the integrators by optimizing the bias current during each phase. Fig. 4 shows the simplified circuit implementation and its detailed operation is as follows. During the f 2 phase, the first and second integrator are in the integrating and holding phase, respectively. The shared bias current, I S , is connected to A 1 during this f 2 phase to provide the first integrator with more bias current. Therefore, the total bias current values of A 1 and A 2 are "I 1 + I S " and "I 2 ", respectively. Then, during the following f 1 phase, the first and second integrators are changed to holding and integrating phase, respectively. The shared bias current is then switched from A 1 to A 2 to increase the bandwidth of the op-amp in the second integrator. The proposed op-amp bias sharing technique optimizes the bias currents of each op-amp by dynamically switching the shared bias circuit to the integrator that is in the integrating phase. The proposed technique saves the power consumption of the op-amps compared to the conventional ones biased using a constant current. Moreover, the proposed technique also reduces the active area since the current source devices are shared between two op-amps. With the proposed technique, the op-amp characteristics are unmatched between two clock phases because of the different bias conditions. Even though it results in different output voltages of the integrator for each clock phase, the charge in the integrating capacitors can be maintained without loss if the gains of the op-amp are large enough during both phases. Since the second integrator always samples input signal during f 2 phase, the transfer function of the integrator will not be affected by the op-amp gain variation as long as the charge in the integrating capacitors is maintained during both phases. Furthermore, the performance of the proposed modulator is not severely affected even with the charge loss of the integrating capacitors because of the relaxed integrator gain accuracy requirement of the single-loop topology.
The detailed schematic of op-amp A 1 and A 2 is shown in Fig. 5 
IV. MEASUREMENT RESULTS
The prototype delta-sigma ADC was fabricated in a 0.13 mm CMOS technology, and occupies 0.16 mm 2 active die area. Fig. 6 illustrates the die photograph and layout. Fig. 7 shows the measured output spectrum of the output for a 100 Hz, −1.5 dBFS differential input sine wave. The measured signal-to-noise ratio (SNR) and signal-to-noise-and-distortion ratio (SNDR) versus input signal level are illustrated in Fig. 8 sigma ADC achieves 73.2 dB peak SNDR, 73.5 dB peak SNR, and 77.5 dB dynamic range over 1 kHz signal bandwidth with an OSR of 512. It consumes 27.1 mW at 1.0 V supply voltage. Table 1 summarizes the performance of the prototype delta-sigma modulator and compares it with other modulators that employ the power saving technique such as the dynamic biasing [9] and opamp sharing technique [14, 15] .
V. CONCLUSIONS
A second-order single-bit delta-sigma ADC is presented in this paper. It uses the op-amp bias sharing technique to reduce the power consumption and area of the op-amps. A prototype chip is fabricated in a 0.13 mm CMOS process to prove the validity of the proposed technique. 
